Details

Zasnova strojne opreme za nizkocenovni VNA v frekvenčnem pasu X
ID PEVEC, MATEJ (Author), ID Batagelj, Boštjan (Mentor) More about this mentor... This link opens in a new window, ID Blatnik, Aljaž (Comentor)

.pdfPDF - Presentation file, Download (40,64 MB)
MD5: FD19BC0BEA2FFF542F8569368016FD2C

Abstract
V magistrskem delu je predstavljen razvoj strojne opreme, potrebne za zasnovo nizko cenovnega enosmernega kazalčnega analizatorja vezij v pasu X. Poleg strojne opreme so razviti tudi gonilniki za oživitev in komunikacijo z digitalnimi vezji ter programska oprema za prenos podatkov preko virtualnega USB serijskega vmesnika. Za upravljanje je implementirana podpora za ukaze, skladne s standardom SCPI. Najprej se analizirajo obstoječi sistemi podobnega tipa. Na podlagi ugotovitev se pripravi načrt, razdeljen na bloke. Ti vključujejo mešalnika s siti v GHz in MHz območjih, oscilator, frekvenčni vir na osnovi ST STuW81300, vezje za obdelavo mešanih signalov s TI ADS4222 za vzorčenje in pretvorbo ter Lattice iCE40UP5k za shranjevanje in obdelavo signalov. Glavno vezje, z ST STM32H563, skrbi za upravljanje. Pri izbiri elektronskih gradnikov se upoštevajo cena, funkcionalnost, nadgradljivost in združljivost z odprtokodnimi orodji. Sledi izdelava vezij in odpravljanje morebitnih napak v načrtih. Ko je programska oprema razvita, se preizkusi komunikacija s terminalom, nato pa se pomerijo še vezja. Ugotovi se, da deluje v želenem pasu, vendar še obstaja prostor za izboljšave. Prav tako se izkaže, da je izbrano FPGA vezje prepočasno za delovanje kot medpomnilnik ali procesor signalov, zato ni primerno za ta namen. Predlaga se neposredno vzorčenje z mikrokrmilnikom, ali izbiro zmogljivejšega programirljivega polja vrat. Predlagajo se tudi nadaljnji koraki za razvoj sistema in možne prihodnje izboljšave. Zaključi se, da je izdelava takega nizkocenovnega sistema mogoča, vendar je za izdelavo funkcionalne celote potreben nadaljnji razvoj.

Language:Slovenian
Keywords:vektorski analizator vezij, visokofrekvenčno vezje, STM32, Latice iCE40 UltraPlus FPGA, TI ADS4222 ADC, STuW81300 PLL, merilna oprema
Work type:Master's thesis/paper
Typology:2.09 - Master's Thesis
Organization:FE - Faculty of Electrical Engineering
Year:2025
PID:20.500.12556/RUL-168196 This link opens in a new window
COBISS.SI-ID:234173699 This link opens in a new window
Publication date in RUL:02.04.2025
Views:506
Downloads:145
Metadata:XML DC-XML DC-RDF
:
Copy citation
Share:Bookmark and Share

Secondary language

Language:English
Title:Low-Cost X-Band VNA Hardware Design
Abstract:
This master's thesis presents the development of the hardware required to design a low-cost through vector network analyzer in the X-band. In addition to the hardware, drivers required to initialize and communicate with digital circuits, as well as software for communication via a virtual USB serial interface. For control, support for commands compatible with the SCPI standard is implemented. First, existing systems of a similar type are analyzed. Based on the findings, a block diagram is drawn up. The blocks include two mixers with filters in the GHz and MHz frequency ranges, an oscillator, a frequency source based on the ST STuW81300, a mixed-signal unit featuring a TI ADS4222 for sampling and conversion, and a Lattice iCE40UP5k for storing and processing signals. The main circuit, with an ST STM32H563, manages the process. Component selection is based on cost, functionality, scalability, and open-source tool compatibility. This is followed by the assembly and the elimination of any design issues. Once the software is developed, the communication with the terminal is tested, followed by measurements of module properties. It is found that, while it functions within the desired range, there is room for improvement. It is also found that the selected FPGA is too slow to serve as a buffer or signal processor, making it unsuitable for this purpose. Two solutions are proposed: direct sampling using the microcontroller or selecting a faster gate array. Further steps for development and possible future improvements are also proposed. It is concluded that building such a low-cost system is feasible, but further development is necessary to make it viable for production.

Keywords:vector network analyzer, RF circuit, STM32, Latice iCE40 UltraPlus FPGA, TI ADS4222 ADC, STuW81300 PLL, measuring instrument

Similar documents

Similar works from RUL:
Similar works from other Slovenian collections:

Back