The thesis addresses a program tool (generator) for generating VHDL code of Wishbone Slave communication interface according to desired characteristics. Interface can be implemented with certain registers, RAM blocks or a FIFO buffer. The tool is designed as a website, where the user enters parameters of the module. The generator then displays a VHDL code that can be used to implement a interconnection between IP cores in programmable integrated circuits.
|