Your browser does not allow JavaScript!
JavaScript is necessary for the proper functioning of this website. Please enable JavaScript or use a modern browser.
Repository of the University of Ljubljana
Open Science Slovenia
Open Science
DiKUL
slv
|
eng
Search
Advanced
New in RUL
About RUL
In numbers
Help
Sign in
Details
Free software support for compact modelling with Verilog-A
ID
Bürmen, Arpad
(
Author
),
ID
Tuma, Tadej
(
Author
),
ID
Fajfar, Iztok
(
Author
),
ID
Puhan, Janez
(
Author
),
ID
Rojec, Žiga
(
Author
),
ID
Kunaver, Matevž
(
Author
),
ID
Tomažič, Sašo
(
Author
)
PDF - Presentation file,
Download
(936,67 KB)
MD5: 359E67672C77584FBDFD7912FDEFD851
URL - Source URL, Visit
https://ojs.midem-drustvo.si/index.php/InfMIDEM/article/view/1999
Image galllery
Abstract
Verilog-A is the analog subset of Verilog-AMS - a hardware description language for analog and mixed-signal systems. Verilog-A is commonly used for the distribution of compact models of semiconductor devices. For such models to be usable a Verilog-A compiler is required. The compiler converts the model equations into a form that can be used by the simulator. Such compilers have been supplied with commercial simulators for many years now. Free software alternatives are much more scarce and limited in the features they offer. The paper gives an overview of Verilog-A, Free software Verilog-A compilers, and Free software/Open source simulators that can simulate compact models defined in Verilog-A. Advantages and disadvantages of individual compilers and simulators are highlighted.
Language:
English
Keywords:
hardware description langugage
,
Verilog-A
,
analog circuits
,
circuit simulation
,
compact models
Work type:
Article
Typology:
1.01 - Original Scientific Article
Organization:
FE - Faculty of Electrical Engineering
Publication status:
Published
Publication version:
Version of Record
Year:
2024
Number of pages:
17 str.
Numbering:
Vol. 54, no. 4
PID:
20.500.12556/RUL-165256
UDC:
004.43
ISSN on article:
2232-6979
COBISS.SI-ID:
216529411
Publication date in RUL:
28.11.2024
Views:
525
Downloads:
106
Metadata:
Cite this work
Plain text
BibTeX
EndNote XML
EndNote/Refer
RIS
ABNT
ACM Ref
AMA
APA
Chicago 17th Author-Date
Harvard
IEEE
ISO 690
MLA
Vancouver
:
Copy citation
Share:
Record is a part of a journal
Title:
Informacije MIDEM
Publisher:
MIDEM
ISSN:
2232-6979
COBISS.SI-ID:
264503552
Licences
License:
CC BY 4.0, Creative Commons Attribution 4.0 International
Link:
http://creativecommons.org/licenses/by/4.0/
Description:
This is the standard Creative Commons license that gives others maximum freedom to do what they want with the work as long as they credit the author.
Secondary language
Language:
Slovenian
Keywords:
jezik za opisovanje strojne opreme
,
Verilog-A
,
analogna vezja
,
simulacija vezij
,
kompaktni modeli
Projects
Funder:
ARIS - Slovenian Research and Innovation Agency
Project number:
P2-0246
Name:
ICT4QoL - Informacijsko komunikacijske tehnologije za kakovostno življenje
Similar documents
Similar works from RUL:
Similar works from other Slovenian collections:
Back