izpis_h1_title_alt

Tehnologije dinamičnih RAM-pomnilnikov in prehod na standard DDR4
ID ROT, GORAZD (Author), ID Škraba, Igor (Mentor) More about this mentor... This link opens in a new window

.pdfPDF - Presentation file, Download (3,30 MB)
MD5: B1F53C83D4BAA67FB1AE026974A4ACC9
PID: 20.500.12556/rul/d621f5a6-2758-4fa0-95f9-2319ffdfd421

Abstract
Pomnilnik ima v razvoju vse hitrejših strežniških sistemov in osebnih računalnikov izjemen pomen. Navadni računalniki imajo pomnilniško hierarhijo, ki jo sestavlja več pomnilnikov z različnimi lastnostmi. Diplomska naloga se osredotoča na dinamične (DRAM) pomnilnike, ki se uporabljajo kot glavni pomnilnik. Najprej so predstavljene osnovne lastnosti pomnilniške tehnologije. V nadaljevanju sta pojasnjena zgradba in delovanje dinamičnih pomnilnikov. Poseben poudarek je na sinhronskih dinamičnih pomnilnikih in primerjavi njihovih razvojnih stopenj DDR, ki omogočajo velike hitrosti prenosa podatkov. K temu med drugim pomembno pripomoreta prefetch register in eksplozijski prenos. Diplomsko delo skuša prikazati tudi najpomembnejše novosti, ki prihajajo z novo razvojno stopnjo pomnilnika DDR4. Ta med drugim omogoča bistveno hitrejše delovanje ob manjši porabi energije.

Language:Slovenian
Keywords:pomnilnik, DRAM, SDRAM, DDR.
Work type:Bachelor thesis/paper
Organization:FRI - Faculty of Computer and Information Science
Year:2014
PID:20.500.12556/RUL-29443 This link opens in a new window
Publication date in RUL:09.09.2014
Views:1230
Downloads:399
Metadata:XML RDF-CHPDL DC-XML DC-RDF
:
Copy citation
Share:Bookmark and Share

Secondary language

Language:English
Title:Dynamic RAM Technology and migration to DDR4 Standard
Abstract:
Memory devices play a substantial role in developing increasingly fast computer systems. Most computers use a memory hierarchy consisting of different memory types with different features. This thesis examines dynamic random access memory (DRAM), which is used as the main memory. It looks at some fundamental features of computer memory technology and explains the structure and principle of operation of DRAM devices. A major focus is on synchronous dynamic random access memory (SDRAM) and on distinctions between evolutionary double-data rate SDRAM devices. Their high capacity is mainly due to a prefetch register and burst transfer. The thesis also explores various innovations and techniques designed into the new DDR4 SDRAM device leading to performance and power advantages.

Keywords:computer memory device, DRAM, SDRAM, DDR.

Similar documents

Similar works from RUL:
Similar works from other Slovenian collections:

Back