Keywords: RISC V, FPGA, NEORV32, programirljivo vezje, periferna enota, RISC, rv32iFull text (file, 15,14 MB)